File Edit Flow Tools Reports Window Layout View Run Help Quick Access Ready

10 us Default Layout

Flow Navigator

- **PROJECT MANAGER**
  - Settings
  - Add Sources
  - Language Templates
  - IP Catalog
- **IP INTEGRATOR**
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- **SIMULATION**
  - Run Simulation
- **RTL ANALYSIS**
  - Run Linter
  - Open Elaborated Design
- **SYNTHESIS**
  - Run Synthesis
  - Open Synthesized Design
- **IMPLEMENTATION**
  - Run Implementation
  - Open Implemented Design

SIMULATION - Behavioral Simulation - Functional - sim_1 - binary_adder_4bit_tb

Scope | Sources

Name	Design Unit
binary_adder_4bit_tb	binary_adder_4bit_
uut	binary_adder_4bit
glbl	glbl

Objects | Protocol Instanc

Name	Value	Data Type
A[3:0]	f	Array
B[3:0]	1	Array
Sum[3:0]	0	Array
Carry	1	Logic

binary_adder_4bit.v | binary_adder_4bit_tb.v | **Untitled 6**



Tcl Console | Messages | Log

```
$finish called at time : 40 ns : File "C:/Users/mukes/project_31/project_31.srcs/sim_1/new/binary_adder_4bit_tb.v" Line 35
INFO: [USF-XSim-96] XSim completed. Design snapshot 'binary_adder_4bit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3334.461 ; gain = 0.000
```

Type a Tcl command here

Sim Time: 40 ns

Search ENG IN 44% 13:51 21-08-2026